

CLAIMS:

What is claimed is:

1. A radio transceiver, comprising:

5 radio front end for receiving, amplifying and down-converting and filtering a radio frequency (RF) signal to produce a low frequency received signal;

analog-to-digital converter (ADC) operatively coupled to receive the low frequency received signal, the ADC producing a digital low frequency signal;

10

baseband processor coupled to receive and process the digital low frequency signal;

radar detection circuit coupled to receive the digital low frequency signal, wherein the radar detection circuit measures magnitude levels of received signals, rise time, fall time, and

15

detects a received radar pulse pattern and produces a corresponding control signal indicating whether a radar signal has been detected to the baseband processor; and

wherein the baseband processor does not produce digital signals whenever the control signal indicates that the radar signal has been received.

20

2. The radio transceiver of claim 1 wherein the radio front end includes a low noise amplifier (LNA) for amplifying the received RF signal and down-conversion circuitry for down-converting the received and amplified RF signals to produce a down-converted signal.

25

3. The radio transceiver of claim 2 wherein the down-converted signal comprises one of a low intermediate frequency (IF) or baseband signal.

4. The radio transceiver of claim 2 wherein the down-converted signal is produced to low pass filter circuitry for producing low pass filtered signals, wherein the low pass filtered
30 signals are the low frequency signals produced to the analog-to-digital converter.

5. The radio transceiver of claim 2 wherein the down-converted signal is produced as I and Q channel signals.

6. The radio transceiver of claim 5 wherein the radar detection circuit receives I and Q channel digital low frequency signals.

7. The radio transceiver of claim 1 wherein the radar detection circuit measures signal magnitude rises above a plurality of thresholds, rise time from a first to a second threshold, time above the second threshold, and fall time from the second to the first threshold.

8. The radio transceiver of claim 7 wherein the radar detection circuit monitors at least one of a magnitude, a pulse width and timing and timing relationships of received pulses to determine whether a radar pulse has been received.

9. The radio transceiver of claim 8 wherein the radar detection circuit comprises a state machine for determining whether the received pulse has a specified characteristic of a radar pulse.

10. The radio transceiver of claim 8 wherein the control signal produced by the radar detection circuit is a binary signal that is set to a specified logic state whenever the radar signal is detected.

11. The radio transceiver of claim 1 wherein the control signal produced by the radar detection circuit includes threshold level and timing information wherein the baseband processor determines that a radar signal has been detected.

12. The radio transceiver of claim 12 wherein logic within the baseband processor monitors at least one of the magnitude, the pulse width and the timing and timing relationships of received pulses to determine whether a radar pulse has been received.

13. The radio transceiver of claim 1 wherein the baseband processor determines whether the pulse is a radar pulse based upon pulse width.

5 14. The radio transceiver of claim 13 wherein the baseband processor determines that the pulse is not a radar pulse if the pulse width is less than a specified amount.

15. The radio transceiver of claim 13 wherein the baseband processor determines that the pulse is not a radar pulse if the pulse width is greater than a specified amount.

10 16. The radio transceiver of claim 13 wherein the baseband processor determines that the pulse is not a radar pulse if a period between pulses is not approximately constant.

17. A radio transceiver, comprising:

radio front end for receiving, amplifying and down converting and filtering a radio frequency (RF) signal to produce a low frequency received signal;

5

analog to digital converter operatively coupled to receive the low frequency received signal, the ADC producing a digital low frequency signal;

baseband processor coupled to receive and process the digital low frequency signal;

10

radar detection circuit coupled to receive the digital low frequency signal, wherein the radar detection circuit further includes:

multiplication circuitry for receiving and squaring a low frequency digital signal;

15

moving average filter coupled to selectively receive an output signal produced by the multiplication circuitry, the moving average filter producing a moving average filtered signal;

20

first conversion block for converting a magnitude of the moving average filtered signal into decibel values; and

a threshold comparison state machine coupled to receive an output of the first conversion block in decibel values, the threshold machine for measuring rise time, fall time, and magnitude levels of received signals and detects a received radar pulse pattern and produces a corresponding control signal indicating whether a radar signal has been detected to the baseband processor; and

25

wherein the processor is coupled to receives rise time, fall time, and magnitude levels of received signals from the threshold comparison state machine, and wherein the processor

30

determines whether the radar signal has been received and, if so, inhibits transmissions on overlapping frequency bands.

18. The radio transceiver of claim 17 wherein the radar detection circuit further includes
5 a second conversion block coupled to selectively receive the output signal produced by the multiplication circuitry, the second conversion block converting the magnitude of the moving average filtered signal into decibel values.

19. The radio transceiver of claim 18 wherein the radar detection circuit further includes
10 a summing node for subtracting a receiver gain setting from the magnitude in decibel values of the output of the multiplication circuitry.

20. The radio transceiver of claim 19 wherein the moving average filter and the first
conversion block are coupled serially in a first branch and the second conversion block and
15 the summing node are coupled in a second branch and wherein logic selects between the first and second branch based upon whether a wireless local area network (WLAN) signal is being received.

21. The radio transceiver of claim 20 wherein the first branch is selected if the wireless
20 LAN signal is being received and the second branch is selected if the wireless LAN signal is not being received.

22. A method in a radio transceiver, comprising:

initiating a first timer to track a rise time of a pulse;

5 initiating a second timer to track a pulse width of the pulse above a specified threshold;

initiating a third timer to track fall time;

producing first, second and third timer values to a radar detection logic for determining

10 whether a radar pulse has been detected.

23. The method of claim 22 wherein the radio transceiver processor stops transmitting in frequency bands that overlap with radar frequency bands if a radar signal has been received.

15 24. The method of claim 22 further including determining a received pulse has exceeded a first threshold as a part of initiating the first timer.

25. The method of claim 24 further including determining a received signal has exceeded a second threshold as a part of calculating a rise time.

20

26. The method of claim 25 further including determining the received signal has exceeded a second threshold tracking pulse width.

27. The method of claim 26 further including determining the received signal has fallen below the second threshold as a part of calculating the fall time.

28 The method of claim 27 further including determining the received signal has fallen
5 below the first threshold as a part of calculating the fall time.

29. The method of claim 28 further including producing the rise time, the pulse width and the fall time to logic for determining if a radar pulse has been received.

10 30. The method of claim 29 wherein the logic is formed in hardware within the radar detection circuitry, the method further including determining if the radar signal has been received in the logic formed in hardware.

31 The method of claim 29 wherein the logic is formed within the baseband processor
15 and is defined by computer instructions executed by the baseband processor, the method further including the baseband processor determining if the radar signal has been received.

32. The method of claim 31 wherein the radar detection circuitry produces measured parameters to the baseband processor to enable the logic within the baseband processor to
20 determine if the radar signal has been received.